

Attorney Docket: 33851/41886  
PATENT



APR 27 2006

AF / 1 PW

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

|  |                    |                  |             |
|--|--------------------|------------------|-------------|
| Inventor   | Dustin A. Woodbury | Confirmation No. | 6517        |
| Serial No.   | 10/798,559         | Art Unit:        | 2818        |
| Filing Date  | March 12, 2004     | Examiner         | LE, Thao P. |
| Title: <b>METHOD AND STRUCTURE FOR NON-SINGLE-POLYCRYSTALLINE CAPACITOR IN AN INTEGRATED CIRCUIT</b> |                    |                  |             |

**AMENDMENT AFTER FINAL**

Mail Stop AF  
U.S. Patent and Trademark Office  
Box 1450  
Alexandria, VA 22314-1450

Barnes & Thornburg LLP  
Customer No.

**23646**

U.S. Patent and Trademark Office

In response to the official Final Patent Office action dated January 31, 2006, please amend the claims as shown in the attached Claims Summary.

Claims 1-12 stand rejected under 35 U.S.C. 103(a) as being unpatentable over by Chi, U.S. Patent 5,173,437 in view of Applicants Admitted Prior Art. This rejection is respectfully traversed.

Claim 1 is directed to a method of forming a capacitor in an integrated circuit including forming a first non-single-crystalline layer on a gate dielectric layer on a surface of the integrated. A capacitor dielectric layer is formed on the first non-single-crystalline layer and a second non-single-crystalline layer is formed on the capacitor dielectric layer. Portions of the second non-single-crystalline layer is removed to define a top plate of the capacitor. A mask is formed over the top plate and exposed portions of the capacitor dielectric layer with an opening. The mask is used to etch and simultaneously remove portions of the capacitor dielectric layer and portions of the first non-single-crystalline layer to define a bottom plate of the capacitor after a top plate is defined on the gate dielectric.

Claim 1 as amended is the combination of claim 1 and cancelled claims 7 and 8 and thus are not considered to raise new issues after final.

The process Chi, as noted in the office, uses the top gate as the mask for removing and defining the capacitor dielectric 58. This is performed before the mask 72 which is used to define the bottom plate 80. As noted, Claim 1 specifically requires that the mask is used to

etch and simultaneously remove portions of the capacitor dielectric layer and portions of the first non-single-crystalline layer to define a bottom plate of the capacitor after a top plate is defined on the gate dielectric. If the capacitor dielectric is all ready removed, it can be simultaneously removed with the first non-single-crystalline layer. As shown in figure 7, the mask 72 covers the edges of the capacitor dielectric 58 so that it cannot be etched with the first non-single-crystalline layer 56. It is not obvious to modify Chi to meet the claimed method. Thus, Claim 1 and its dependent claims are allowable over Chi by itself as well as in view of AAPA.

Upon review of Claims 1-3, 9 and 12 it is evident that they are allowable over the art of record and thus the passage of this case to issue is respectfully solicited.

It is respectfully requested that, if necessary to effect a timely response, this paper be considered as a Petition for an Extension of Time sufficient to effect a timely response and shortages in any fees be charged, or overpayment in any fees be credited, to the Barnes & Thornburg LLP Deposit Account No. 02-1010 (33851/41886).

Respectfully submitted,

BARNES & THORNBURG LLP



Perry Palan

Registration No. 26,213